A05 Building ALU

Opened: Wednesday, 9 January 2013, 2:10 PM
Due: Friday, 25 January 2013, 11:55 PM

Students are assigned to work in group on synthesize and evaluate ALU with VHDL synthesizer and simulator.